Changes

* Rise and delay time was increased

====Solution====

[[Image:CLIP_ AND.jpg | align | right | 450px]]

* High speed logic circuit family in which the rise and delay times of the gate are minimized. In other words, the internal delay of the gate in providing a logic output signal which accurately reflects the state of the logic input signals must be minimized.