*Nonblocking STM “steals” ownership of a memory location from another transaction, rather than waiting for the other transaction to explicitly release it. Accessing stolen locations is more complicated and expensive than accessing unstolen ones, but stealing is worthwhile in order to avoid waiting for another transaction that is delayed for a long time.
====<span style="color:#C41E3A">Like this report?</span>====
<p align="center"> '''This is only a sample report with brief analysis''' <br>
'''Dolcera can provide a comprehensive report customized to your needs'''</p>
{|border="2" cellspacing="0" cellpadding="4" align="center" "
|style="background:lightgrey" align = "center" colspan = "3"|'''[mailto:info@dolcera.com <span style="color:#0047AB">Buy the customized report from Dolcera</span>]'''
|-
| align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services Patent Analytics Services]
|align = "center"| [http://www.dolcera.com/website_prod/services/business-research-services Market Research Services]
|align = "center"| [http://www.dolcera.com/website_prod/tools/patent-dashboard Purchase Patent Dashboard]
|-
|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/patent-search/patent-landscapes Patent Landscape Services]
|align = "center"| [http://www.dolcera.com/website_prod/research-processes Dolcera Processes]
|align = "center"| [http://www.dolcera.com/website_prod/industries Industry Focus]
|-
|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/patent-search/patent-landscapes Patent Search Services]
|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/alerts-and-updates Patent Alerting Services]
|align = "center"| [http://www.dolcera.com/website_prod/tools Dolcera Tools]
|-
|}
<br>
====[http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=3&f=G&l=50&co1=AND&d=PTXT&s1=transactional.TI.&s2=memory.TI.&OS=TTL/transactional+AND+TTL/memory&RS=TTL/transactional+AND+TTL/memory Non-blocking conditions]====