Changes

Transactional memory in hardware

5,022 bytes added, 11:58, 1 March 2011
/* Search strategy */
==Search strategy==
===English Search concepts==={|border="2" cellspacing="0" cellpadding="4" width="100%" align| style="leftbackground-color:#B6DDE8;padding:0.079cm;"| <center>'''S. No.'''</center>|bgcolor style= "background-color:#FFFF99B6DDE8;padding:0.079cm;"|<center>'''Transactional memory'''</center>|bgcolor style= "background-color:#FFFF99B6DDE8;padding:0.079cm;"|<center>'''Atomic memory transactions'''</center>|bgcolor style= "background-color:#FFFF99B6DDE8;padding:0.079cm;"|<center>'''Concurrency control'''</center>|bgcolor style= "background-color:#FFFF99B6DDE8;padding:0.079cm;"|<center>'''Shared memory access'''</center> 
|-
|transactional style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''1'''</center>| style="padding:0.079cm;"| Transactional memory|atomic style="padding:0.079cm;"| Atomic memory transactions|concurrency style="padding:0.079cm;"| Concurrency control|shared style="padding:0.079cm;"| Shared memory synchronization 
|-
|transactional style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''2'''</center>| style="padding:0.079cm;"| Transactional execution AND memory|atomically style="padding:0.079cm;"| Atomically memory accesses|concurrent style="padding:0.079cm;"| Concurrent computing|shared style="padding:0.079cm;"| Shared memory access 
|-
|hybrid style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''3'''</center>| style="padding:0.079cm;"| Hybrid transactional memory| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  
|-
|software style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''4'''</center>| style="padding:0.079cm;"| Software transactional memory| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  
|-
|hardware style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''5'''</center>| style="padding:0.079cm;"| Hardware transactional memory| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  |} === French Search concepts==={|border="2" cellspacing="0" cellpadding="4" width="100%"| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''S. No.'''</center>| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''Transactional memory'''</center>| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''Atomic memory transactions'''</center>| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''Concurrency control'''</center>| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''Shared memory access'''</center> 
|-
| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''1'''</center>| style="padding:0.079cm;"| mémoire transactionnelle| style="padding:0.079cm;"| opérations&nbsp;de mémoire&nbsp;atomique| style="padding:0.079cm;"| contrôle de&nbsp;concurrence| style="padding:0.079cm;"| partagée&nbsp;de synchronisation&nbsp;de la mémoire |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''2'''</center>| style="padding:0.079cm;"| l'exécution&nbsp;des transactions AND mémoire| style="padding:0.079cm;"| accès à la mémoire&nbsp;atomique| style="padding:0.079cm;"| programmation concurrente| style="padding:0.079cm;"| l'accès partagé&nbsp;de mémoire |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''3'''</center>| style="padding:0.079cm;"| hybride&nbsp;mémoire transactionnelle| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''4'''</center>| style="padding:0.079cm;"| mémoire&nbsp;logiciel transactionnel| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''5'''</center>| style="padding:0.079cm;"| mémoire matérielle transactionnel| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  |} === German Search concepts==={|border="2" cellspacing="0" cellpadding="4" width="100%"| style="background-color:#B6DDE8;padding:0.079cm;"| <br clearcenter>'''S. No.'''</center>| style="allbackground-color:#B6DDE8;padding:0.079cm;"| <center>'''Transactional memory'''</center>| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''Atomic memory transactions'''</center>| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''Concurrency control'''</center>| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''Shared memory access'''</center> |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''1'''</center>| style="padding:0.079cm;"| transaktionalen Speicher| style="padding:0.079cm;"| Atom-Speicher-Transaktionen| style="padding:0.079cm;"| Concurrency Kontrolle| style="padding:0.079cm;"| Shared-Memory-Synchronisation |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''2'''</center>| style="padding:0.079cm;"| transaktionale&nbsp;Ausführung AND Speicher| style="padding:0.079cm;"| atomar&nbsp;Speicherzugriffe| style="padding:0.079cm;"| Concurrent&nbsp;Computing| style="padding:0.079cm;"| Shared-Memory-Zugriff |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''3'''</center>| style="padding:0.079cm;"| Hybrid&nbsp;transaktionalen Speicher| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''4'''</center>| style="padding:0.079cm;"| Software&nbsp;transaktionalen Speicher| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  |-| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''5'''</center>| style="padding:0.079cm;"| Hardware transaktionalen Speicher| style="padding:0.079cm;"| | style="padding:0.079cm;"| | style="padding:0.079cm;"|  |}
----
===Search strings===