

# Invalidation Search Sample in Chinese Language

## Contents

- 1 ??????????CLIP????????FET?????
  - ◆ 1.1 ??????????????
    - ◇ 1.1.1 ????
    - ◇ 1.1.2 ????
  - ◆ 1.2 ??????????????(CLIP ??????)
    - ◇ 1.2.1 ??????CLIP ??????
    - ◇ 1.2.2 ????
    - ◇ 1.2.3 ????
    - ◇ 1.2.4 ????
    - ◇ 1.2.5 ????
    - ◇ 1.2.6 ????
    - ◇ 1.2.7 ????
  - ◆ 1.3 ????
    - ◇ 1.3.1 ??CLIP???
    - ◇ 1.3.2 ???CLIP????
- 2 ????????
- 3 ????
  - ◆ 3.1 ????
  - ◆ 3.2 ????
    - ◇ 3.2.1 ????
    - ◇ 3.2.2 ????
- 4 ???????
  - ◆ 4.1 ??1
  - ◆ 4.2 ?? 2
  - ◆ 4.3 ????
  - ◆ 4.4 ??

## ????????????CLIP????????FET?????

????????????????

????

- ???

????

- ?????????????????????CMOS??MOS??MOS?????
- ?????????????????????FET????????????????????FET??

## ????????????????(CLIP ??????)

????????CLIP ????????





FIG. 3.



?????

- ??????????

????





?: ?????????????????????????????????????SIP?Google Patent??

?????

????

- ??? - Google scholar that covers IEEE
  - ◆ ??? - 1985-1990

S.no	Query	Hits
1	P N channel FET logic increase OR enhance OR high "speed"	399
2	P channel FET logic speed increase OR enhance OR high "germanium"	52
3	FET logic parallel speed drain increase OR enhance OR high OR Vdd OR potential -patents	267
4	FET logic parallel speed increase OR enhance OR high OR Vdd OR potential "common output"	30
5	P N channel FET logic speed inverter OR complimentary "common output"	4
6	P-channel N-channel FET common diffusion "parallel"	114
7	P-channel N-channel FET germanium increase OR enhance OR high "carrier mobility"	9
8	P-channel N-channel FET germanium increase OR enhance OR high "carrier mobilities"	3
9	P-channel N-channel FET germanium increase OR enhance OR high "saturation current"	6
10	P-channel N-channel FET minimize OR decrease OR reduce "internal capacitance"	4
11	<b>Total</b>	<b>888</b>

????

- ?BYTE?????????????.
  - ◆ Gallium Arsenide Chips - Volume 9, issue 12 (November, 1984)

????????

??1

NAME	CLIP FET	
FIGURE		
TYPE	Patent:- US5247212	IEEE JOURNAL C
Title	Complementary logic input parallel (CLIP) logic circuit family	A 15-ns CMOS 64
Assignee	THUNDERBIRD TECH INC (US)	STANLEY E. SCH L. FRANCH, PAUL PETER W. COOK WILLIAM F. POKO
IPC		

